APPENDIX A - AMENDMENTS TO THE CLAIMS

The following claims have been amended by deleting the bracketed ("[ ]") portions and adding the underlined ("__") portions.

1.   (Amended)   A method for finding a predefined plurality of instructions, if available, that are ready to be executed and that reside in an instruction reordering mechanism of a processor that can launch execution of instructions out of order <u>via a predefined number of ports</u>, comprising the steps of:

        (a) providing said instruction reordering mechanism having a plurality of said instructions, each said instruction having a respective logic element for causing and preventing launching, when appropriate, of said instruction; and

        (b) propagating a set of signals successively <u>during a launch cycle</u> through said logic elements of said instruction reordering mechanism that causes said logic elements to <u>track which of the predefined plurality of said instructions are launched</u> <u>and causes the selection of no more than said predefined number of ports during said</u> <u>launch cycle</u> [launch said predefined plurality of said instructions].

13.   (Amended)   A system for finding a predefined plurality of instructions, if available, that are ready to be executed in a processor that can launch execution of instructions out of order, comprising:

        (a) an instruction reordering mechanism for temporarily storing a plurality of said instructions; and

        (b) a plurality of logic elements associated with said instruction reordering mechanism and associated respectively with each of said instructions in said instruction reordering mechanism for causing and preventing launching, when appropriate, of respective instructions, said logic elements <u>configured to propagate a</u> <u>plurality of signals monotonically</u> [for propagating successively] through said logic elements [a plurality of signals] that causes said logic elements to select said predefined plurality of said instructions for launching and to de-select any remaining instructions <u>during a launch cycle</u>.

1   23.   (Amended)   A system for finding a predefined plurality of

2   instructions, if available, that are ready to be executed and that reside in a queue of a

3   processor that can launch execution of instructions out of order, comprising:

4   (a) queue means for storing a plurality of said instructions, said queue means

5   having a plurality of launch logic means for causing and preventing launching, when

6   appropriate, of a respective instruction; and

7   (b) logic means associated with said queue, said logic means for propagating

8   during a launch cycle a set of signals [successively] <u>monotonically</u> to successive

9   launch logic means to indicate both when and which of one or more ports of one or

10   more execution resources are available for each said instruction and when none of

11   said ports are available.